I. INTRODUCTION

I
T IS WELL KNOWN that the hot-carrier effect becomes a great obstacle as the dimensions of the MOSFET devices are scaled down to submicrometer or deep submicrometer level. The hot-carrier effect is mainly caused by the high electric field in the channel near the drain junction for a short channel device. This high field provides enough energy to the channel electrons which may generate electron-hole pairs through impact ionization. The generated holes are attracted to the substrate to form the substrate current and the electrons are swept toward to the drain. If the electrons get enough energy to reach the S -S O interface and surmount the barrier, the gate current is resulted. This gate current more or less creates damage in the oxide or on the interface near the drain junction and device performance is degraded. Characteristics degradation of short-channel MOSFET devices due to hot-carrier injection has attracted many comprehensive studies in recent years [1] - [12] . It is known that the degradation is attributed to the interface-trap generation and electron/hole trapping in the gate oxide [1] - [4] . Due to its strong impacts on device and circuit reliability, the hot-carrier effect becomes an important research topic for submicrometer and deep submicrometer MOSFET devices.
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and threshold-voltage shift. Many models have been proposed to describe device performance degradations [5] - [9] . Moreover, different charge pumping methods have been proposed to measure the interface trap and oxide-trapped charge [10] - [12] . Unfortunately, all of the previous analytic models [5] - [8] didn't consider the two-dimensional (2-D) effects. Furthermore, the degradations of -characteristic in damaged MOSFET's were comprehensively studied [6] , [9] only by using the 2-D device simulator.
In this paper, we devote our efforts on the threshold-voltage shift due to the hot-carrier-induced localized interface charges. The surface potential distribution along the channel of a MOS-FET with localized interface fixed charge has been analytically derived by using proper assumptions and boundary conditions, based on solving the simplified 2-D Poisson's equation. The minimum surface potential along the channel is then used to calculate the threshold voltage. Depletion depth under the channel is also properly modified by the geometric factor using the charge sharing scheme. Consequently, the effects of drain bias and source/drain junction depth have been elegantly included. If the interface trap or oxide-trapped charge exists, it can be transformed into equivalent interface fixed charge. In addition, the effects of the extension, position and density of localized interface charges, drain bias, substrate bias on the threshold voltage are also investigated. Comparisons between the developed threshold-voltage model and the results of the 2-D numerical analysis have been made and quite good agreements have been obtained. Although our discussions are focused on n-channel MOSFET devices, similar results can be extended to p-channel MOSFET devices straightforwardly after polarity change.
II. MODEL DESCRIPTIONS
The 2-D Poisson's equation can be written as (1) where and are the acceptor and donor concentrations in the substrate, respectively; and are the electron and hole concentrations, respectively; is the dielectric permittivity of the substrate; is the electrostatic potential in the substrate; and the coordinate system is shown in Fig. 1 . To a first-order approximation, the potential distribution is assumed to have the following form 0018-9383/97$10.00 © 1997 IEEE [13] : (2) where the may be a function of and can be determined by the boundary conditions. Substituting (2) into (1) and integrating from 0 to , we have (3) where is the depletion depth; is neglected in a n-channel MOSFET device; is also ignored in the depletion and/or inversion region; is the electron concentration per unit area. The boundary conditions on the interface and depletion edges are given as (4) where and are the gate and substrate biases, respectively;
is the surface potential; is the gate oxide capacitance per unit area;
is the flat-band voltage. Note that if the interface fixed charge density appears uniformly in this device, should be replaced by . From (2)-(4), we can obtain (5) where (6) and . The representation of in (6) is slightly different from that in [13] , due to the fact that we integrate from 0 to in (4) to include the coupling effect of depletion charge. Actually, the terms in the bracket in the right side of (5) is the surface potential of a long channel device. While the device is operated in the depletion region, the electron concentration can be neglected. Therefore, the bracket in the right side of (5) is reduced to , which is just the surface potential under depletion approximation. However, if the gate bias is larger than the threshold voltage , it is nearly fixed at ( ), the approximated surface potential at strong inversion.
For a damaged MOSFET device shown in Fig. 1 , an nchannel MOSFET device with a damaged zone (where interface fixed charges are described by a step function for simplicity) is illustrated. In general, the stress-induced interface charges in an n-channel MOSFET are almost negative charges and/or acceptor-type interface trap. Therefore, the increasing gate bias turns on the damage-free zones before the damaged one. However, no matter what type of the localized interface charge is, in order to turn on this device, the damaged and damage-free zones must be considered separately. Applying (5) to this device, we have (7) where , which represents the surface potential in the damage-free zones; is the surface potential in the damaged zone. However, if , , or are larger than , it will be set to . Note that the density can be negative or positive for different types of interface fixed charge. Solving (7), the solution of the surface potential is (see the Appendix) (8) where and are represented in the Appendix. In general, the threshold voltage is defined as the gate bias at which the minimum surface potential is . This definition is also adopted in this paper. In order to calculate the threshold voltage, the minimum potential of (8) is represented as (9) If the criterion is used, and substituting and into (9), we can obtain the threshold voltage (10) where ; is equal to 1 for and 0 for , respectively. Note that even though and are functions of , (10) will reduce to the analytic form as proposed in [13] if the damaged zone is vanished. In the cases of the damaged devices, we give an initial guess of into (10), it will converge after few iterations. Due to the three zones of the device, there are three values of in (10) . However, only one of them is the correct value, the others are the larger one or an unreasonable one.
Similar to [13] , and in (5) are modified and the depletion depth (effective depletion depth) is modified as (11) where is the geometric factor of the charge sharing scheme [13,] [14] , which is functions of channel length , substrate bias , drain bias and S/D junction depth . So far, we have developed the threshold-voltage model for the devices with interface fixed charge. As the interface trap appears at the S -S O interface, it is known that it will accept an electron if the trap level locates beneath the Fermi level for an acceptor-type interface trap. In this situation, it acts as negative interface fixed charge. Therefore, it can be approximated to equivalent interface fixed charge by (12) where is the interface trap density per energy interval per area; is the energy level of valence band; is the Fermi level as the device is operated at threshold voltage, and can be expressed as (13) where is the bandgap of silicon. For a donor-type interface trap, (12) will be integrated from to (energy level of conduction band) and it acts as positive interface fixed charge. However, in (13) should be replaced by and positive sign will be replaced by negative sign. Similarly, the oxidetrapped charge can be treated as equivalent interface fixed charge if it locates near and not far away from the S -S O interface. This behavior is very similar to that of interface fixed charge and can be approximated by (14) where is the volume oxide-trap density. In general, the localized distributions of hot-carrier-induced interface traps and oxide-trapped charge densities can be profiled by the well-known charge-pumping technique [10] - [12] . The energy distribution in the bandgap of interface traps is treated by (12) and (13), while the spatial distributions of interface-traps and oxide-trapped charge can be approximated by an equivalent step function by using the principle of charge conservation. Using these simple transformations as described above, we can extend our model to all general cases for hot-carrier-induced damages.
III. NUMERICAL RESULTS AND COMPARISONS
In this section, a 2-D device simulator-SUMMOS [15] is used to verify the validity of the analytic model as described in the last section. The important device parameters used in this paper are listed in Table I . The channel doping of these devices is uniform to simplify the calculation. Using (10), we calculate the threshold voltage of damaged-free device. The threshold voltage of both analytic model and 2-D device . The results are the filled circles as shown in Fig. 2 , in which the drain voltage is 50 mV. It is shown that the calculation results of the analytic model fits well with the simulation results for fresh devices. These facts indicate that our analytic model is also suited to predict the short-channel effect of the MOSFET's.
If the interface charge appears in the S -S O interface or in oxide, as shown in Fig. 1 , the surface potential of this device is distorted. As the negative interface charge occurs near the drain side, the surface potential in the damaged zone is lowered. The lower curves in Fig. 3 show that the surface potential is gradually lowered by increasing the extension ( ) of interface fixed charge but keeping the gate bias at 0 V. The minimum surface potential is therefore shifted from the source side to the damaged zone. Due to the screening effects of builtin potential and applied bias in the drain side, the lowered potential is not considerable until is large. Moreover, the lowered potential becomes saturated as is large enough, this phenomenon reflects to the threshold voltage shown the middle curve in Fig. 4 . As is small, due to the influences of built-in potential and drain bias in the drain side, the threshold voltage is only slightly increased. However, while is large enough, the threshold voltage is increased drastically. Finally, the threshold voltage is saturated to the value , which is the maximum threshold voltage of a given negative interface fixed charge density. As indicated in the upper curve in Fig. 4 , it shows the similar results while the substrate bias is raised to 5 V. The difference is that, it needs larger to raise due to the stronger screening effect as the substrate bias is raised.
For a positive interface fixed charge, the surface potential is raised, as shown in the upper curves of Fig. 3 . The channel length seems to be reduced and the minimum surface potential is nearly unchanged. Nevertheless, as is large enough or the channel length is short, the minimum surface potential is raised. Therefore, the threshold voltage is unchanged initially and then is lowered as is large. Similar to the negative charge, it becomes saturated to the value , which is the minimum threshold voltage of a given positive interface fixed charge density. The lower curve in Fig. 4 indicates these phenomena. As the channel length is shortened, the influences of the damages on the become more apparent, as shown in Fig. 2 . As seen from Fig. 2 , the negative charge increases even the channel length is long while the positive charge decreases only as the channel length is very short. In either case, the shift increases as the channel is shortened. It can also be easily understood from the explanations as mentioned above.
In general, the position ( ) of damages for a stressed MOSFET device is located near the drain side, and the reason is that the gate oxide near the drain suffers the most strongest electric field and the high field-induced hot-carriers will attack this region to create permanent damages. However, the device is measured reversely(source and drain exchanged) or worked as a pass transistor, the damages may be regarded as located near the source side. If the drain bias is small, the surface potentials for the interface fixed charge in the source and drain are nearly symmetrical. The position of minimum surface potential for them may be different, but the minimum surface potential is nearly the same for those two cases. As a consequence, the variations of threshold voltage make no difference between the interface fixed charge near the source and drain sides as the drain bias is small. While the drain bias is large, in addition to the built-in potential, the damage near the drain side suffers the strongest screening effect for the drain bias, therefore its influence on is reduced. On the contrary, the damage near the source side only suffers the screening effect for the built-in potential, therefore the threshold voltage raises at m while it raises at m for the damage near the drain side as shown in Fig. 5 .
The stress-induced damage is not always located near the drain (or source) side and may be located in the channel region i.e., in Fig. 1 is not zero. For negative interface fixed charge, the screening effects for drain bias and built-in potential are gradually reduced by increasing , the minimum potential is lowered as the solid curves shown in Fig. 6 . This effect is apparent, especially as is small or drain bias is large, because the screening effects are large in these cases. The upper curves in Fig. 7 show that the variations of the threshold voltage with the position of the negative interface fixed charge. Note that m and m represent that the damage is located near the drain and source sides, respectively. As the drain bias is small, the variation of is not apparent. It slightly increases with and then decreases slightly as the interface fixed charge is shifted to the source side, which is nearly symmetrical in the drain side as the drain bias is small. A totally different aspect can be observed for a large drain bias. Because the screening effect in the drain side is much larger than that in the source side, the damage in the drain side will not cause shift much until the damage is shifted toward to the source. As it reaches the source side, is slightly lowered due to the weak screening effect in the source side.
For positive interface fixed charge, as the dashed curves in Fig. 6 , the minimum potential is raised as increases. The positive charge acts as a new source of the screening effect. If it is located in the source or drain side, its influence is not apparent as it is located in the center of channel. However, as the channel length is small or is comparable to channel length, its strong screening effect is visible. As the damaged zone is gradually moving from the drain side to the center of channel, the minimum potential is located in the source side and is gradually raised as the screening effect of positive interface fixed charge. While the damaged zone is gradually moving from the center of channel to the source side, the minimum potential is located in the drain side and is gradually lowered as the screening effect of positive interface fixed charge is away. Therefore, the threshold voltage in Fig. 7 is nearly symmetrical as is 50 mV. Similar results are expected as is large, except that it is not symmetrical due to the larger screening effect in the drain side than that in the source side.
In Fig. 8 , we implement uniform interface trap to 2-D device simulator, and the interface traps are distributed in the bandgap with negative (acceptor-type) and positive (donor-type) of cm . For acceptor-type interface trap, according to (12) and (13), the equivalent interface fixed charge is approximated to be cm . On the other hand, it is cm for donor-type interface trap. Both of their effects on the threshold voltages are well-predicted by our model. It is worth noting that the donor-type interface trap has minor influence on nMOSFET devices unless its density is very high.
IV. CONCLUSIONS
Based on the simplified 2-D Poisson's equation, a new analytic threshold-voltage model for a MOSFET device with localized interface charge is derived. The MOSFET device is divided into three zones and each zone has a second-order differential equation. Applying the constraints of potential and electric field continuity to solve these equations, combined with the boundary conditions in the source and drain boundaries, the surface potential is obtained. In addition, the minimum surface potential is set to to define the threshold voltage, the analytic threshold-voltage model is then derived and few iterations are needed to calculate it. In addition, the interface trap and oxide-trapped charge can be treated as effective interface fixed charge. The derived threshold-voltage model is related to the extension, position, type, and density of localized interface charges, drain bias, substrate bias, and other basic structure parameters of MOSFET devices.
The typical behavior of threshold voltage for damage-free MOSFET device is easily obtained by our model. Simulation results by a 2-D device simulator are demonstrated to verify the validity of this model. The substrate-bias and DIBL effects are also well predicted. As the localized interface charge occurs, the screening effects in the source and drain sides dominate the impacts of localized interface charge on the threshold voltage. The larger drain bias make the screening effect stronger, but the damaged zone out of the influence of the screening effect dominates the threshold-voltage shift. In addition, the calculation results are verified by a 2-D numerical device simulator, and quite good agreements are obtained. 
